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[571 ABSTRACT 
A system for analyzing asynchronous signals containing 
bits of information for ensuring the validity of said sig- 
nals by sampling each bit of information a plurality of 
times and feeding the sampled pieces of bits of informa- 
tion into a sequence controller. The sequence controller 
has a plurality of maps or programs through which the 
sampled pieces of bits are stepped so as to identify the 
particular bit of information and determine the validity 
and phase of the bit. The step in which the sequence 
controller is clocked is controlled by a storage register. 
A data decoder decodes the information fed out of the 
storage register and feeds such information to shift reg- 
isters for storage. 
2 Claims, 4 Drawing Figures 
https://ntrs.nasa.gov/search.jsp?R=19830005052 2020-03-21T23:37:44+00:00Z
U.S. Patent NOV. 9, 1982 Sheet 1 of 2 4,35 8,846 
r l  11- * I ’  I - c 
A 
U.S. Patent ~ o v .  9, 1982 Sheet 2 of 2 4,358,846 
L 
4,358,846 
1 2 
incoming bits to the sequence controller are applied to 
the appropriate step in a respective map. 
The outputs of the storage register is also connected 
to a data decoder for decoding the information from the 
5 storage register into useable information such as NRZ 
signals and sync signals. The data or NRZ signals are, in 
turn, stored within a shift register and subsequently 
transferred into a storage register. The above circuit is 
under control of a counter which is operated by clocked 
10 information extracted from the sample bits of informa- 
tion being supplied to the sequence controller. The 
sequence controller extracts a clock signal which corre- 
sponds to the transition signal of the bits of information 
being supplied to the sequence controller. 
Accordingly, it is an important object of the present 
invention to provide a system for analyzing serial asyn- 
chronous data for the validity of the signals 
being received. 
Still another important object of the present inven- 
tem for anlyzing asynchronous information that 
has been transmitted for determining if said signals 
will 
SERIAL DATA CORRELATORKODE 
TRANSLATOR 
ORIGIN OF THE INVENTION 
The invention described herein was made by an em- 
ployee of the United States Government and may be 
manufactured and used by or. for the Government for 
governmental purposes without the payment of any 
royalties thereon or therefore. 
BACKGROUND O F  THE INVENTION 
Heretofore, oftentimes when receiving signals from 
space vehicles or signals that are transmitted over long ,5 
transmission lines in the form of coded serial data, the 
signals are distorted. As a result of distortion of the 
signals and noise, the signals would often be lost or 
incorrectly verified. 
mote transmitters such as carried in space vehicles were 
transmitted in the form of pulse coded modulated sig- 
nals of a fixed format which prevented sending and 
receiving commands during the transmission of the 
required to foIlow the format defined prior to the initia- 
tion of the tests. It provides an operator with limited 
flexibility with regard to data and command signals 
other than for data that was preprogrammed. 
mote locations prior to being utilized or recorded be 
verified to ensure polarity, sync and validity. 
However, it is also desired that data not be discarded 
solely because it has been distorted to a certain degree. 
It is important that the signals being received be ana- 35 
lyzed so that if the signal comes within a predetermined 
tolerance set by a programmer, it can be accepted as 
being accurate even though it is distorted to a certain 
degree. It is imDortant. however. that this sienal be 
Most Of the heretofore transmitted from re- 20 tion is to provide a relatively simple and accurate sys- 
within certain tolerance levels. 
These and other advantages of the 
fication, attendant claims, and drawings. 
Nomallyv when PCM data, You are 25 become apparent upon reference to the following speci- 
BRIEF DESCRIPTION OF THE DRAWINGS 
FIG. 1 is a schematic diagram illustrating a circuit 
It is important that the data being received from re- 30 constructed in accordance with the present invention 
for analyzing asynchronous 
FIG. 2 is a block diagram illustrating one particular 
map that is utilized in the sequence controller illustrated 
in FIG. 1. 
FIG, 3 illustrates a perfect bit logic “199,  the sampling 
clock signal, and the sampled data. 
FIG. 4 illustrates a noisy bit logic “l”, the sampling 
clock signa], and the resulting sampled data. 
w Y 
reconstructed inio proper shaped information for subse- 40 
quent use. EMBODIMENT 
~ESCRIPTION OF THE PREFERRED 
Information is received over a transmission line 10 in 
the form of coded serial data such as Manchester Code 
The invention includes a System Of analyzing a s p -  and is fed into a line receiver 12 which includes an 
chronous signals containing bits Of information for en- 45 analog-to-digital converter which converts the incom- 
suring the validity of the signals. Each bit of informa- ing signals into digitd form. These digital bits of infor- 
tion is sampled a predetehned mmber of times by a mation are fed from the line receiver 12 over line 14 to 
flip flop under control of a clock. These sampled pieces one input of a sampling flip-flop 16. A sampling clock 
of bits are, in turn, fed to a sequence controller; and, 18 is connected by lead 20 to the other input of the 
according to whether the signal is a zero or a one, are 50 sampling flip-flop 16. 
clocked through maps of predetermined configuration. The clock 18 is running at a rate so as to sample each 
In one particular embodiment, there are four prepro- bit of information ten times. Therefore, assuming that 
grammed maps, each including a plurality of steps. Two the bit of information being fed into the sampling flip- 
of the maps are for positive and negative sync and the flop 16 is a perfect logic “1” (see FIG. 3), there will be 
other two are for identifying a positive and negative bit 55 five logic level “1’s” fed to the output lead 22, then 
of information. The sample bits are stepped through the followed by five logic level “0’s”. A sequence control- 
maps according to a predetermined format and if the ler 24 monitors the sampled data, filters noise and phase 
bits come within predetermined tolerance levels set by distortion, and provides control and timing inputs to a 
one of the programs, this information is transmitted data decoder 26 as discussed more fully below. 
through the circuit into a sync signal or an NRZ signal. 60 The sample signals appearing on the output lead 22 of 
However, if the sample bits of information fail to meet the sampling flip-flop 16 are fed in serial form to the 
the tolerance levels set, then these bits of information sequence controller 24. The sequence controller 24 has 
are rejected and the sequence controller recycles for a plurality of programs in the form of maps provided 
receiving the next message. therein. 
A typical map for a sync signal which includes a 
sequence controller for keeping track of the step that plurality of bits of information is illustrated in FIG. 2. 
the sequence controller is in and this information is fed As a sample bit of information enters the sequence con- 
back to the input of the sequence controller so that the troller, it is first entered into the “0” step shown 
SUMMARY OF THE INVENTION 
A storage register is connected to the output of the 65 
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thereon. Each of the consecutive steps of the map are mation. Each bit of information is sampled ten times in 
consecutively numbered. If you draw a line through the the sampling flip-flop 16 and sample signals are fed to 
middle of the drawing at the “0” step, all of the steps the sequence controller. These sample signals are, in 
thereabove will be for verifying a positive sync signal, turn, fed through maps (not shown) for determining if a 
and all of the steps therebelow would be for verifying a 5 collective group of the sample signals identify either a 
negative sync signal. Other maps are used for verifying logic “1 ” bit or a logic “0 ” bit. This is accomplished by 
a I-bit and 0-bit of information. The step that the se- stepping the sampled bits through a particular map 
quence controller 24 is in at any particular time for similar to the map shown in FIG. 2. If the sampled bits 
receiving a piece of sampled bit is controlled by an do not meet the conditions set forth in the map, the 
output signal being produced by the storage registers 10 sequence controller will revert back to a predetermined 
28a and 286. Each time a sampled piece of a bit is fed stage for looking for the next sync character. 
into the sequence controller 24, the sequence controller As the sampled bits are stepped through the maps of 
24 in turn supplies a signal to the storage registers 28a the sequence controller, output signals are produced 
and 286 which keep track of the step that the sequence that are fed to storage register 28a and 286. These out- 
controller is in so that the next sampled piece of the bit 15 put signals are, in turn, fed back to the input of the 
is fed into the next consecutive step of the sequence sequence controller 24 for identifying and determining 
controller 24. After sequence step 15 has been reached, the step that the information was just received in. Using 
in order to get to sequence step 32, sampled pieces of the signal being fed back from the storage registers 28a 
bits representing a “0” must be supplied. If a sampled and 286 along with the incoming signal on lead 22, the 
“I” is received when the sequence step reaches se- 20 sequence controller steps to the next step according to 
quence step 15, then you remain at sequence 15 as indi- the program. 
cated by the circling arrow in FIG. 2 of the drawings Assuming that the sampled bits are stepped through 
until a sampled piece of bit representing a “0” is re- the map and indicate valid information upon reaching a 
ceived. Upon reaching sequence step 32, a particular predetermined step, this signal is fed from the storage 
search has been fulfilled. For this particular map, it 25 register to the data decoder 26. The data decoder 26, in 
means that it has received the right polarity for each turn, 26a, 266 and 26c and 26d decodes the signal and 
sampled piece of the bit and, as a result of reaching step produces a decoded signal on one of its output lines 260, 
32, the data decoder indicates that a positive sync char- 266,26c, or 26d indicating that a particular step has been 
acter has been received. reached. Upon reaching a particular step, a predeter- 
Going back to FIG. 1 of the drawing, the sequence 30 mined verification has occurred. For example, upon 
controller 24 contains all of the various maps for analyz- reaching step 32, a decoded signal is produced on line 
ing the sample bits produced by the sampling flip-flop 26a indicating that positive sync has been verified. This 
16. However, it is necessary in addition to receiving the signal is fed through the storage register 286 to line 32. 
incoming sample bit over line 22 from the flip-flop to When the data from the signals being analyzed appears 
also receive a signal on the other input leads of the 35 on line 32, it is fed in sequential form into a 24 bit shift 
sequence controller indicating the sequence step that register 34. 
the sequence controller is in. Each of the sampled bits of information that is pro- 
As, for example, if, when the fourth sampled bit is duced by the sampling flip-flop 16 contains its own 
received, the sequence controller is in sample step 4, it clock information and this clock information is the tran- 
is necessary for information to be supplied to the se- 40 sition signal from the positive portion of the signal to 
quence controller indicating such. This signal is pro- the negative portion of the signal. 
duced by one of the storage registers 28a and 286 in the The sequence controller, upon recognizing the transi- 
form of an encoded signal which is coupled to the input tion, extracts the clock information out of the signals 
of the sequence controller. The storage registers 28a being supplied thereto, adjusts the clock information to 
and 28b have a plurality of output lines which are fed 45 compensate for phase distortion, and feeds this adjusted 
back to the input of the sequence controller 24. This clock information to the storage register 286 out over 
prevents the data representing the sequence step from lead 36. 
changing while the sequence controller is attempting to The clock signal appearing in lead 26 performs sev- 
adjust for the next sequence step. eral functions. First, it is supplied over lead 28 to the 24 
Furthermore, the storage registers 28a and 286 also 50 bit shift register 34 for being utilized as a shift pulse for 
feeds sequence step signals to the inputs of the data shifting the data into the shift register. It is also supplied 
decoder 26. For a particular sequence step such as when by lead 40 to an input of counter 42 which counts the 
step 32 is reached, the data decoder converts this signal number of bits received. The counter 42 generates 
into useable information. In this particular case, when pulses on output lead 44 which are fed through a Nor- 
sequence step 32 has been reached, it indicates that 55 gate 46 and acts as a load signal for a 24 bit storage 
positive sync has been reached. The data decoder pro- register 48 for transferring the bits stored in the 24 bit 
duces a signal on its output line which is fed through the shift register 34 into the storage register 48. 
stroage register 286 to a sync polarity flip-flop 30 indi- The clock information appearing on lead 36 is also 
cating the step number and the polarity of the data. fed through a Nor-gate 50 into a parity accumulator 52. 
The sync polarity flip-flop 30, in turn, produces a 60 The parity accumulator 52 has an output lead 54 con- 
signal on its output representing positive sync polarity. nected to another input of the Nor-gate 46. 
As previously mentioned, other maps in the sequence In summarizing the operation of the system, the se- 
decoder are utilized for verifying the validity polarity quence controller 24 is loaded with a plurality of maps 
of data. This validity check takes place in a similar that are preprogrammed. These maps may be any suit- 
manner as the map was used for checking sync. 65 able conventional maps, and one suitable type of map is 
After the sync signal has been received and recorded manufactured by Martin Marietta for use in data acqui- 
in the sync polarity flip-flop 30, normally data is re- sition via high speed data bus communication channels. 
ceived in the form of positive and negative bits of infor- Prior to analyzing any signals, first a signal is supplied 
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over line 54 for initializing all of the registers. The ini- 
tializing signal is supplied to the storage registers 28a 
and 28b for resetting all of the stages for storage register 
back to “0”. 
The incoming signals being received on transmission 
line 10 are fed into the line receiver and converted from 
analog-to-digital form prior to being fed into the sam- 
pling flip-flop 16. The sampling flip-flop samples each 
bit of information ten times. Assuming that a bit is a 
perfect Manchester coded bit, then you would have five 
logic level “1” sample signals and five logic level “0” 
sample signals with the transition being used for clock 
information. 
However, as a result of noises and other problems 
inherent in transmitting signals, oftentimes a portion of 
the signal will be lost. If, however, enough of a signal is 
present that the probability is that it is actual data that 
has been distorted, it is desired that this data be fed 
through the system. 
The programs within the sequence controller deter- 
mines the tolerance between acceptance and rejection 
of a signal. 
Therefore, as the sample signals from the sampling 
flip-flop 16 are fed into the sequence controller, they are 
fed through one or more maps. If they make it through 
various stages of the map, then this information is de- 
coded by a data decoder 26 which generates a signal 
indicating data contained in that bit, and this informa- 
tion is stored in the shift register 34 and subsequently 
stored in a storage register 48. Similarly, you have sync 
signals that are also recognized and indicated to be 
valid. 
The storage registers 280 and 286 generates a signal 
6 
1. A system for analyzing asynchronous signals con- 
taining bits of information for ensuring the validity of 
said signals comprising: 
fa) a bit sampling means having a first input receiving 
said signals to be analyzed and an output; 
(b) clock means connected to said bit sampling means 
for causing said bit sampling means to sample each 
bit of information supplied thereto a plurality of 
times producing a plurality of sampled signals; 
(c) a sequence controller means connected to the 
output of said bit sampling means; 
(d) a plurality of programs stored in said sequence 
controller means representing maps having a plu- 
rality of sequence steps; 
(e) means for feeding said sampled signals to said 
sequence controller means and for sequentially 
stepping said sampled bits through said plurality of 
steps of said maps; 
(f) said sequence controller means generating coded 
signals identifying the steps as said sampled signals 
are stepped therethrough; 
(g) a storage register means having a plurality of 
input terminals and output terminals; 
(h) means for connecting said input terminals of said 
storage register means to said sequence controller 
for receiving coded signals from said sequence 
controller indicating the step that said sequence 
controller is in, 
(i) means for connecting said output terminals of said 
storage register means to said sequence controller 
means; 
0)  said storage register means generating signals iden- 
tifying the sequence step that said sequence con- 
troller is operating in and supplying this signal back 
to said sequence controller means for controlling 
the sequential stepping of the sequence controller 
means as additional pieces of sampled bits are re- 
5 
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that is fed back to the input of the sequence controller 
for informing the sequence controller of the step that it 
was previously in so that the incoming sample bit ap- 40 
pearing on lead 22 can be placed in the proper sequence 
steps for being clocked by the clock 18 to the next 
proper step. 
been described using specific terms, such description is 
for illustrative purposes only, and it is to be understood 
that changes and variations may be made without de- 
parting from the spirit or scope of the following claims. 
ceived; and 
(k) a data decoder means connected to said output 
terminals of said storage register means for decod- 
ing said signals generated by said storage register 
and producing predetermined output signals indi- 
cating that a particular step has been reached in 
said sequence controller. a preferred embodiment Of the invention has 45 2. The system for analyzing asynchronous signals as 
set forth in claim further comprising: 
for sequentially storing said predetermined signals 
produced by said data decoder means. 
a shift register connected to said data decoder 
* * + * *  What is claimed is: 5 0  
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